A high-speed DDR4 memory interface is experiencing intermittent data errors. The trace lengths between the controller and DIMMs vary by 800 mils. What is the most likely cause?
-
A
Insufficient bypass capacitors
-
B
Length mismatch causing timing skew violations
-
C
Incorrect layer stackup impedance
-
D
Missing termination resistors on address lines