In a RISC processor, which design principle minimizes the number of clock cycles per instruction?
-
A
Complex multi-cycle microcode for each instruction
-
B
Single-cycle execution of simple, fixed-length instructions
-
C
Variable-length instruction encoding to maximize code density
-
D
Dedicated hardware for each high-level language construct